

# COLLEGE OF ENGINEERING & TECHNOLOGY

Department: Electronics and Communications Engineering

Instructor: Dr. Amr Bayoumi

Course Title: Modern Electronics Circuits

Course No.: EC560                      Assignment 3

Date: March 5, 2016



## Bandwidth and High Speed Amplifiers

**Note: For all transistors:**

- Use the 2<sup>nd</sup> Edition of the textbook
- Use -N-MOSFETs with the BSIM model in page 190
- Use  $W = 100\mu\text{m}$ ,  $L_{\text{gate}} = 0.5\mu\text{m}$ , Source and drain dimensions are  $W \times 2\mu\text{m}$
- Assume that in short channel,  $I_{\text{ds}} = I_{\text{dso}}(1 + V_{\text{ds}}/V_A)$ ,  $V_A = 10V$ , where  $I_{\text{dso}}$  is current at velocity saturation, assuming no short channel effects on  $V_{\text{to}}$  or  $L_{\text{eff}}$ .
- Use velocity saturation and channel length modulation for short channel at high  $V_{\text{ds}}$
- Assume  $V_{\text{gs}} = V_{\text{gs}} = 3.3V$  for all problems. You should start by finding,  $g_m$ ,  $g_d$ ,  $C_{\text{gs}}$ ,  $C_{\text{gd}}$ . Ignore  $C_{\text{sb}}$ , but keep  $C_{\text{sd}}$ . Ignore RE

=====

**Question 1 :**

Derive equation 13 p. 152.

=====

**Question 2 :**

Using QUCS to simulate circuits for Fig. 7.2 and 7.6, and compare the BW of each. Use the transistor technology file of  $0.5\mu\text{m}$  from p. 190.

=====

**Question 3 :**

For the circuit in Fig. 8.1, design a shunt peak load for the transistor, using m which gets a flat response. Calculate the BW before and after. Assume the original circuit had an  $R_L = 200\Omega$ ,  $C_L = 2\text{pF}$

=====

**Question 4 :**

Use a zero-peaked configuration to improve the bandwidth of Fig. 8.1, again with  $R_L = 200\Omega$ ,  $C_L = 2\text{pF}$ .

=====

**Question 5 :**

Design a tuned amplifier with  $f_0 = 100\text{MHz}$ ,  $\text{BW} = 10\text{MHz}$ . Assume  $C_L = 1\text{pF}$ ,  $R_s = 1\text{k}\Omega$ .

Take MOS parasitics in output into effect, as needed. Take eqn. 39 p. 202 into account.

=====

**Question 6 :**

Use circuit in Fig. 8.20, p205, to improve the miller capacitance in previous question. Redesign the circuit to meet requirements if Q5.

=====

**Question 6 :**

Assume we have 3 circuits as the one in Fig. 8.1, connected in series as a cascade configuration. Find the overall BW. Assume each stage has an  $R_L = 200\Omega$ ,  $C_L = 2\text{pF}$ , and zero  $R_s$ .