



**ACADEMY FOR SCIENCE & TECHNOLOGY**  
**COLLEGE OF ENGINEERING & TECHNOLOGY**

Department : Computer Engineering Department

Course : Computer Architecture

Course Code: CC 311

Lecturer : Dr. Ahmed Abuo El-Farag

L.A-G.T.A : Eng. Mohamed Wasfy

**Sheet #3**

1. Describe the effect that a single stuck-at-0 fault would have for the signals shown below in the single-cycle datapath. Which instructions, if any, will not work correctly? Explain why.

Consider each of the following faults separately:

- |                 |                 |
|-----------------|-----------------|
| a. RegWrite = 0 | e. MemRead = 0  |
| b. ALUOp0 = 0   | d. Branch = 0   |
| c. ALUOp1 = 0   | f. MemWrite = 0 |

2. Specify the instruction that is performed given the following control lines

Regdst	Jump	Branch	MemRead	Memwrite	Memto Reg	Aluop	AluSrc	RegWrite
1	0	0	1	0	1	00	0	1

3. We wish to add the following instructions to the single-cycle datapath described. Add and show any necessary datapaths and control signals to the single-cycle datapath .
  - a. Addi (add immediate)
  - b. Bne (branch if not equal)
4. We wish to add a variant of the LW (load word) instruction, which sums two registers to obtain the address of the data to be loaded and uses the R-format. Add and show any necessary datapaths and control signals to the single-cycle datapath .
5. Assume the new MIPS instruction **SWI** (store word immediate). Add and show any necessary datapaths and control signals to the single-cycle datapath . (Aluop for add operation=00)

**Swi register(rs), register(rt), immediate**  
**M [rs+rt]←immediate**

