AASTMT

Latest News

Electronics and Commuications Free Online Verilog HDL and FPGA Design Course

Published: 2021-08-09 12:47:34 |

Free Online Summer Course
Brief Introduction:
Verilog HDL
Hardware Description Languages (HDLs) are used to describe a synthesizable combinational or sequential system. The description may be behavioral or structural. Following that descrption, a behavioral simulation is performed to verify the outputs. As this code can target either ASIC (Application-Specific Integrated Circuit) or FPGA (Field-Programmable Gate Array), timing and placement constraints are then set. Post-PAR (Placement and Routing) simulation should be done to verify the performance.
FPGA
Field-Programmable Gate Arrays are widely used for:
-Implementation of Reconfigurable Digital Systems.
-Prototyping any digital system ahead of Fabrication.
It contains a sea of LUT`s (Look-Up Tables) and Flip-Flops along with some IP`s (Intellectual Properties, such as Memories, DSP Slices, Clock Managers, High-Soeed Transceivers, etc.)
Follwing the programming of an FPGA, an Integrated Logic Analyzer can be implemented on chip to probe different nodes and debug the system.
Registration at:
https://forms.gle/XY6ucyWzUWmVcPah7